#### Printed Pages - 4

# 328812 (28)

BE (8<sup>th</sup> Semester) Examination, April - May, 2021 Branch : Et & T VLSI DESIGN

Time Allowed : Three Hours Maximum Marks : 80 Minimum Pass Marks : 28

Note : Part (a) of each unit is compulsory. Attempt any

two parts from (b), (c) and (d).

### UNIT - I

Q. 1. (a) What is SSI, MSI and VLSI.

(b) Explain VLSI Design Flow using flow

chart.

328812 (28)

P.T.O.

2

7

(c) Explain design hierarchy concept of

regularity modularity and locality. 7

(d) Write short notes on FPGA and Design 7

 $F = \overline{x}_1 \overline{x}_2 + x_1 x_2$  using two input LUT.

## UNIT - II

Q. 2. (a) Draw the circuit diagram of CMOS inverter. 2 (b) Exploin basis store ( ( ) )

(b) Explain basic steps of fabrication process of CMOS. 7

(c) Design circuit diagram and layout of 3 Input

7

NAND gate.

(d) Draw basic BiCMOS circuit of two input
NAND gate.

### 328812 (28)

(d) Write VHDL Code Tor 9 Bit Parity generator			
Q. 3. (a)	What is the difference between SRAM a	nd	
	DRAM.	2	
(b)	Draw circuit diagram of 4 × 4 MOS NO	DR	
	ROM and explain storage in ea	ch	
Melay &	(b) What is the difference noise	7	
(c)	Design schematic of 4 × 1 MUX.	7	
(b) ding. T	Draw schematic and layout of 6 transis	tor	
ns bns w	SRAM cell. Jugni and that Md a ng ngized (b)	7	
sequence	output za The machine is a		
<b>Q. 4</b> . (a)	What is entity in VHDL.	2	
(d) or 11	Write short notes on process statement a	nd	
	write down VHDL code of 4 × 1 MUX.	7	
(c)	Explain in brief structural style of modelli	ng	
·	with one example.	7	

.O.T.9 2 (28)

328812 (28)

# (3)

(d) Write VHDL code for 9 Bit Parity generator

circuits.

Q.

### UNIT - V

5.	(a)	What is FSM. 2
	(b)	What is the difference between Melay &
		Moore State Machine. 7
	(c)	Write short note on operator overloading. 7
	(d)	Design an FSM that has input w and an
		output z. The machine is a sequence
		detector that produces $z = 1$ when the
		previous two values of w were 00 or 11,
		otherwise z = 0. 7

328812 (28)

2,890

7